|
|
|
|
|
|
|
|
All Technical Papers (by date)
Systems for Machine Learning
Sustainability
Conventional Processor Architecture and Compilers, Performance Modeling
Secure, Dependable and Autonomic Computing, DRM
Embedded Computing
Low-Power Techniques
FPGA Techniques
3D ICs, SoC, Physical Design and EDA Tools
Multicore, Parallel Architecture and Systems
Support for 3D Graphics
|
Theses
|
| Taeweon Suh. "Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SoCs." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.
[pdf] |
|
Theses
|
| Taeweon Suh. "Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SoCs." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.
[pdf] |
|
|
|
|
|
|
|
|
100 Binney Street
Cambridge, MA 02142
|
|
http://hsienhsinlee.github.io
650-709-9452
|
|
|
|
|
|
